

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION  
International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<p>(51) International Patent Classification <sup>5</sup> :  H01L 25/065</p>	<p>A2</p>	<p>(11) International Publication Number: WO 92/03848  (43) International Publication Date: 5 March 1992 (05.03.92)</p>
<p>(21) International Application Number: PCT/GB91/01459 (22) International Filing Date: 28 August 1991 (28.08.91)  (30) Priority data: 9018766.7 28 August 1990 (28.08.90) GB  (71) Applicant (for all designated States except US): LSI LOGIC EUROPE PLC [GB/GB]; Grenville Place, The Ring, Bracknell, Berkshire RG12 1BP (GB).  (72) Inventor; and (75) Inventor/Applicant (for US only) : MIAOULIS, Niko [GB/GB]; 6b Pier Road, Northfleet, Gravesend, Kent DA11 9NB (GB).  (74) Agent: THOMSON, Roger, Bruce; W.P. Thompson &amp; Co., Eastcheap House, Central Approach, Letchworth, Hertfordshire SG6 3DS (GB).</p>		<p>(81) Designated States: AT (European patent), BE (European patent), CH (European patent), DE (European patent), DK (European patent), ES (European patent), FR (European patent), GB, GB (European patent), GR (European patent), IT (European patent), JP, LU (European patent), NL (European patent), SE (European patent), US.</p> <p>Published Without international search report and to be republished upon receipt of that report.</p>
<p>(54) Title: STACKING OF INTEGRATED CIRCUITS</p> <div data-bbox="703 1304 1078 1751"></div> <p>(57) Abstract</p> <p>An integrated circuit wafer (10) is made with a through-going plug (16) of electrically conductive material which protrudes above the wafer surface so that one can stack integrated circuits spaced from each other but interconnected electrically by the plugs (16) which extend therethrough in mutual contact.</p>		

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	ES	Spain	MG	Madagascar
AU	Australia	FI	Finland	ML	Mali
BB	Barbados	FR	France	MN	Mongolia
BE	Belgium	GA	Gabon	MR	Mauritania
BF	Burkina Faso	GB	United Kingdom	MW	Malawi
BG	Bulgaria	GN	Guinea	NL	Netherlands
BJ	Benin	GR	Greece	NO	Norway
BR	Brazil	HU	Hungary	PL	Poland
CA	Canada	IT	Italy	RO	Romania
CF	Central African Republic	JP	Japan	SD	Sudan
CG	Congo	KP	Democratic People's Republic of Korea	SE	Sweden
CH	Switzerland			SN	Senegal
CI	Côte d'Ivoire	KR	Republic of Korea	SU <sup>+</sup>	Soviet Union
CM	Cameroon	LI	Liechtenstein	TD	Chad
CS	Czechoslovakia	LK	Sri Lanka	TC	Togo
DE*	Germany	LU	Luxembourg	US	United States of America
DK	Denmark	MC	Monaco		

+ Any designation of "SU" has effect in the Russian Federation. It is not yet known whether any such designation has effect in other States of the former Soviet Union.

-1-

STACKING OF INTEGRATED CIRCUITS

5 This invention relates to the stacking of a plurality of integrated circuits on top of each other, and also to the product of that process and the intermediate product which forms part of the stack.

10 It is an object of the present invention to provide a method of stacking integrated circuits one on top of another in such a manner that they are electrically connected together and also in such a way that the resulting product can be processed and packaged in the normal manner using conventional assembly methods.

15 In accordance with the present invention there is provided an integrated circuit comprising a substrate having holes therethrough, said holes being filled with plugs of electrically conductive material which protrude above the surface of the substrate on at least one face of the substrate.

20 The invention also includes a stack of integrated circuits wherein the circuits are spaced from each other by the protruding plugs and are electrically interconnected by one or more such plugs of conductive material.

25 Also in accordance with the invention there is provided a method of fabricating a wafer for an integrated circuit which comprises the steps of making a hole through a wafer with an electrically insulating surface layer in the hole, and filling the hole with an electrically conductive material to form a plug which protrudes above the surface of the wafer on at least one face of the wafer.

30 Also in accordance with the present invention there is provided a method of fabricating a wafer for an integrated circuit, comprising the steps of making a

35

-2-

well in the wafer with an electrically insulating surface layer, filling the well with a plug of electrically conductive material, grinding the wafer to remove the wafer material below the well thereby to expose the bottom of the electrically conductive material, and providing a protruding portion of electrically conductive material at at least one end of the plug.

In order that the invention may be more fully understood, one presently preferred embodiment will now be described by way of example and with reference to the accompanying drawings, in which:

Figs. 1 to 5 show the stages in the fabrication of the intermediate product of the invention; and

Fig. 6 shows a stack of individual integrated circuit chips.

As shown in Fig. 1, the first stage in the fabrication process of a silicon wafer 10 of initial thickness  $T$  is the creation of a plurality of deep wells 12 in the silicon wafer. These can be made by a suitable etching or cutting process. The wells 12 can be purpose-designed contact areas or existing bond pad sites, and the depth of the wells will depend upon the desired final wafer thickness.

As shown in Fig. 2, the internal surface of each well 12 is coated with a suitable insulating medium to form an insulating layer 14. If the wells are cut by a laser, with oxygen present, this will form a silicon oxide layer on the surface of the well, and in this case there will be no need for a separate insulating layer 14.

As shown in Fig. 3, the wells 12 are then filled with a suitable electrically conductive material 16, up to the top surface of the wafer, to form a plug.

-3-

Next, the underside of the wafer 10 is ground away to reduce the wafer to a lesser thickness  $t$ . This exposes the conductive material 16 at the back surface of the wafer, as shown in Fig. 4.

5           Next, as shown in Fig. 5, the back of the wafer is covered by a suitable layer 18 of electrically insulating material and holes are made through this to the electrical contacts which are constituted by the plugs of electrically conductive material 16. After  
10 this, the back contact areas are covered by a "bump" of suitable electrically conductive material in order form a protruding pad 20. This pad 20 enables the fabricated wafer to become one component in a block or stack of wafers as shown in Fig. 6. With each pad 20  
15 contacting the top surface of the plug of the adjacent chip one has an electrical contact which extends through the plurality of chips and forms a continuous through contact. A suitable wire bond 22 can be connected to the through contact plug. The individual  
20 chips can be stacked together after wafer sawing, or a combination of different chips can be combined together.

Although in the embodiment described above the protruding pad is at the bottom of the wafer, one  
25 could alternatively or additionally provide a protruding pad at the upper face of the wafer.

30

35

-4-

## CLAIMS:

1. An integrated circuit comprising a substrate having holes therethrough, said holes being  
5 filled with plugs of electrically conductive material which protrude above the surface of the substrate on at least one face of the substrate.

2. An integrated circuit as claimed in claim 1, in which the plugs protrude above a surface of the  
10 substrate which is otherwise covered with a layer of electrically insulating material.

3. An integrated circuit as claimed in claim 1 or 2, in which the holes have an electrically insulating surface layer.

4. A stack of integrated circuits as claimed  
15 in any preceding claim, wherein the circuits are spaced from each other by the protruding plugs and are electrically interconnected by one or more such plugs of conductive material.

5. A method of fabricating a wafer for an  
20 integrated circuit which comprises the steps of making a hole through a wafer with an electrically insulating surface layer in the hole, and filling the hole with an electrically conductive material to form a plug which  
25 protrudes above the surface of the wafer on at least one face of the wafer.

6. A method of fabricating a wafer for an  
30 integrated circuit, comprising the steps of making a well in the wafer with an electrically insulating surface layer, filling the well with a plug of electrically conductive material, grinding the wafer to remove the wafer material below the well thereby to  
35 expose the bottom of the electrically conductive material, and providing a protruding portion of electrically conductive material at at least one end of

-5-

the plug.

7. A method as claimed in claim 6, which includes coating the wafer material around the exposed bottom of the plug with a layer of electrically  
5 insulating material.

10

15


20

25


30

35


1/1




**FIG. 1**




**FIG. 2**




**FIG. 3**



**FIG. 4**



**FIG. 5**




**FIG. 6**





## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<b>(51) International Patent Classification <sup>5</sup> :</b>  <b>H01L 25/065</b>	<b>A3</b>	<b>(11) International Publication Number:</b> <b>WO 92/03848</b>  <b>(43) International Publication Date:</b> 5 March 1992 (05.03.92)
<b>(21) International Application Number:</b> PCT/GB91/01459 <b>(22) International Filing Date:</b> 28 August 1991 (28.08.91)  <b>(30) Priority data:</b> 9018766.7                      28 August 1990 (28.08.90)      GB  <b>(71) Applicant (for all designated States except US):</b> LSI LOGIC EUROPE PLC [GB/GB]; Grenville Place, The Ring, Bracknell, Berkshire RG12 1BP (GB).  <b>(72) Inventor; and</b> <b>(75) Inventor/Applicant (for US only) :</b> MIAOULIS, Niko [GB/GB]; 6b Pier Road, Northfleet, Gravesend, Kent DA11 9NB (GB).  <b>(74) Agent:</b> THOMSON, Roger, Bruce; W.P. Thompson & Co., Eastcheap House, Central Approach, Letchworth, Hertfordshire SG6 3DS (GB).		<b>(81) Designated States:</b> AT (European patent), BE (European patent), CH (European patent), DE (European patent), DK (European patent), ES (European patent), FR (European patent), GB, GB (European patent), GR (European patent), IT (European patent), JP, LU (European patent), NL (European patent), SE (European patent), US.  <b>Published</b> <i>With international search report.          Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i>  <b>(88) Date of publication of the international search report:</b> 23 July 1992 (23.07.92)

**(54) Title:** STACKING OF INTEGRATED CIRCUITS**(57) Abstract**

An integrated circuit wafer (10) is made with a through-going plug (16) of electrically conductive material which protrudes above the wafer surface so that one can stack integrated circuits spaced from each other but interconnected electrically by the plugs (16) which extend therethrough in mutual contact.

**FOR THE PURPOSES OF INFORMATION ONLY**


Codes used to identify States party to the PCI on the front pages of pamphlets publishing international applications under the PCI

AT	Austria	ES	Spain	MG	Madagascar
AU	Australia	FI	Finland	ML	Mali
BB	Barbados	FR	France	MN	Mongolia
BE	Belgium	GA	Gabon	MR	Mauritania
BF	Burkina Faso	GB	United Kingdom	MW	Malawi
BG	Bulgaria	GN	Guinea	NL	Netherlands
BJ	Benin	GR	Greece	NO	Norway
BR	Brazil	HU	Hungary	PL	Poland
CA	Canada	IT	Italy	RO	Romania
CF	Central African Republic	JP	Japan	RU	Russian Federation
CG	Congo	KP	Democratic People's Republic of Korea	SD	Sudan
CH	Switzerland	KR	Republic of Korea	SE	Sweden
CI	Côte d'Ivoire	LI	Liechtenstein	SN	Senegal
CM	Cameroon	LK	Sri Lanka	SU	Soviet Union
CS	Czechoslovakia	LU	Luxembourg	TD	Chad
DE	Germany	MC	Monaco	TG	Togo
DK	Denmark			US	United States of America

## INTERNATIONAL SEARCH REPORT

International Application No

PCT/GB 91/01459

<b>I. CLASSIFICATION OF SUBJECT MATTER</b> (If several classification symbols apply, indicate all) <sup>9</sup>		
According to International Patent Classification (IPC) or to both National Classification and IPC Int.Cl.5                      H 01 L 25/065		
<b>II. FIELDS SEARCHED</b>		
Minimum Documentation Searched <sup>7</sup>		
Classification System	Classification Symbols	
Int.Cl.5	H 01 L	
Documentation Searched other than Minimum Documentation to the Extent that such Documents are Included in the Fields Searched <sup>8</sup>		
<b>III. DOCUMENTS CONSIDERED TO BE RELEVANT<sup>9</sup></b>		
Category <sup>10</sup>	Citation of Document, <sup>11</sup> with indication, where appropriate, of the relevant passages <sup>12</sup>	Relevant to Claims No. <sup>13</sup>
X	EP,A,0314437 (LASER DYNAMICS) 3 May 1989, see whole document ---	1-5
X	US,A,4897708 (K. CLEMENTS) 30 January 1990, see column 3, line 6 - column 4, line 22; column 5, lines 29-52; figures 1-8; claims 1,8,11 ---	1-5
X	DE,A,3233195 (MITSUBISHI DENKI) 17 March 1983, see whole document -----	1,2,4
<p><sup>9</sup> Special categories of cited documents: <sup>10</sup></p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>"A" document member of the same patent family</p>		
<b>IV. CERTIFICATION</b>		
Date of the Actual Completion of the International Search	Date of Mailing of this International Search Report	
12-12-1991	12. 06. 92	
International Searching Authority	Signature of Authorized Officer	
EUROPEAN PATENT OFFICE	 Danielle van der Haas	

## FURTHER INFORMATION CONTINUED FROM THE SECOND SHEET

V. ☐ OBSERVATION WHERE CERTAIN CLAIMS WERE FOUND UNSEARCHABLE <sup>1</sup>

This International search report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. ☐ Claim numbers \_\_\_\_\_  
Authority, namely: \_\_\_\_\_ because they relate to subject matter not required to be searched by this
2. ☐ Claim numbers \_\_\_\_\_  
because they relate to parts of the International application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:
3. ☐ Claim numbers \_\_\_\_\_  
the second and third sentences of PCT Rule 6.4(a). because they are dependent claims and are not drafted in accordance with

VI. ☒ OBSERVATIONS WHERE UNITY OF INVENTION IS LACKING <sup>2</sup>

This International Searching Authority found multiple inventions in this International application as follows:

1. Claims 1-5
2. Claims 6,7

For further information  
please see form PCT/ISA/206  
dated by 14.02.1992

1. ☐ As all required additional search fees were timely paid by the applicant, this International search report covers all searchable claims of the International application
2. ☐ As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims of the International application for which fees were paid, specifically claims: \_\_\_\_\_
3. ☒ No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claim. It is covered by claim numbers: \_\_\_\_\_
4. ☐ As all searchable claims could be searched without effort justifying an additional fee, the International Searching Authority did not invite payment of any additional fee.

## Remark on Protest

- ☐ The additional search fees were accompanied by applicant's protest.
- ☒ No protest accompanied the payment of additional search fees.

# ANNEX TO THE INTERNATIONAL SEARCH REPORT ON INTERNATIONAL PATENT APPLICATION NO.

GB 9101459

SA 50890

This annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report. The members are as contained in the European Patent Office EDP file on 26/05/92. The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP-A- 0314437	03-05-89	JP-A- 2001152	05-01-90
US-A- 4897708	30-01-90	US-A- 4954875	04-09-90
DE-A- 3233195	17-03-83	JP-A- 58043554	14-03-83